 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary PLL600-27M Dual XO with 4 CMOS Outputs 10MHz to 52MHz FEATURES * Generates 4 CMOS outputs from 2 crystal inputs * XIN1- Accepts a 10 to 52MHz crystal input and generates 1 CMOS output at the same frequency. * XIN2- Accepts a 10 to 52MHz crystal input and generates 3 CMOS outputs at the same frequency. Low phase noise (-130 dBc @ 10kHz offset). Low jitter (RMS): 2.5ps period jitter. 12mA drive capability at TTL output. 1.62V to 3.63V DC operation. Available in 14 pin 150mil SOIC. PIN ASSIGNMENT XIN1 GND GND CLK2A VDD CLK2B XOUT2 1 2 3 4 5 6 7 14 13 12 11 10 9 8 XOUT1 N/C VDD CLK1 GND CLK2C XIN2 PLL600-27M * * * * * DESCRIPTION The PLL600-27M is part of PhaseLink 's low cost family of XO IC's, designed to replace multiple XO solutions saving the cost and board space of clock distribution buffers. In addition, this product family provides among the lowest current on the market for the 10MHz to 52MHz range. They accept input crystals from 10MHz to 52MHz (fundamental resonant mode) and provide low phase noise (<130dBc at 10kHz offset at 30MHz), and very low jitter (2.5 ps RMS period jitter) outputs. BLOCK DIAGRAM XIN1 XOUT1 XTAL OSC CLK1 XIN2 XOUT2 XTAL OSC CLK2A CLK2B CLK2C 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 08/12/04 Page 1 Preliminary PLL600-27M Dual XO with 4 CMOS Outputs 10MHz to 52MHz PIN DESCRIPTION Name XIN1 GND CLK2[A:C] VDD XOUT2 XIN2 CLK1 N/C XOUT1 Pin # 1 2,3,10 4,6,9 5,12 7 8 11 13 14 Type I P O P O I O O Description Crystal input. Ground. Buffered output from XIN2 crystal input. Power supply. Crystal output for XIN2 crystal. Crystal input. Buffered output from XIN1 crystal input. No connection. Crystal output for XIN1 crystal. ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS Supply Voltage Input Voltage, dc Output Voltage, dc Storage Temperature Ambient Operating Temperature* Junction Temperature Lead Temperature (soldering, 10s) ESD Protection, Human Body Model SYMBOL VDD VI VO TS TA TJ MIN. -0.5 -0.5 -65 -40 MAX. 4.6 VDD+0.5 VDD+0.5 150 85 125 260 2 UNITS V V V C C C C kV Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. * Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only. 2. AC Electrical Specifications PARAMETERS Input Crystal Frequency ( XIN1 and XIN2 ) Settling time Output Clock Rise/Fall Time VDD sensitivity Output Clock Duty Cycle Short Circuit Current At power-up (Vdd reaches 1.62V) 0.8V ~ 2.0V with 10 pF load 0.3V ~ 3.0V with 15 pF load Frequency vs. VDD +/- 10% Measured @ 1.4V CONDITIONS MIN. 10 TYP. MAX. 52 10 UNITS MHz ms ns 1.15 2.4 0.8 45 50 50 0.8 55 ppm % mA 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 08/12/04 Page 2 Preliminary PLL600-27M Dual XO with 4 CMOS Outputs 10MHz to 52MHz 3. Jitter and Phase Noise Specifications PARAMETERS RMS Period Jitter (1 sigma - 1000 samples) Phase Noise relative to carrier Phase Noise relative to carrier Phase Noise relative to carrier Phase Noise relative to carrier Phase Noise relative to carrier CONDITIONS With capacitive decoupling between VDD and GND. 30MHz @100Hz offset 30MHz @1kHz offset 30MHz @10kHz offset 30MHz @100kHz offset 30MHz @1MHz offset MIN. TYP. 2.1 -80 -110 -130 -138 -145 MAX. 2.5 UNITS ps dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz 4. DC Specifications PARAMETERS Supply Current, Dynamic, with Loaded Outputs @ 3.3V Supply Current in tri-state Operating Voltage Output High Voltage Output Low Voltage Output High Voltage at CMOS level Output drive current SYMBOL IDD IDD VDD VOH VOL VOHC CONDITIONS XIN1 and XIN2 at 27MHz, Cload=10pF Output disabled MIN. TYP. 6.0 MAX. UNITS mA 1.62 IOH = -12mA (3.3V) IOL = 12mA (3.3V) IOH = -4mA (3.3V) At TTL level (3.3V) 2.4 520 3.63 0.4 A V V V V mA VDD - 0.4 10 5. Crystal Specification PARAMETERS Crystal Resonator Frequency Crystal Loading Rating Maximum Sustainable Drive Level Operating Drive Level C0 (for frequencies below 30MHz) C0 (for frequencies above 30MHz) ESR SYMBOL FXIN1 FXIN2 CL (xtal) MIN. 10 TYP. MAX. 52 UNITS MHz pF 8.5 200 50 5 4 30 W W pF pF RS Note: A detailed crystal specification document is also available for this part 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 08/12/04 Page 3 Preliminary PLL600-27M Dual XO with 4 CMOS Outputs 10MHz to 52MHz PACKAGE INFORMATION 14 PIN Narrow SOIC ( mm ) SOIC Symbol A A1 B C D E H L e Min. 1.35 0.10 0.33 0.19 9.80 3.80 5.80 0.40 1.27 BSC Max. 1.75 0.25 0.51 0.25 10.00 4.00 6.20 1.27 A1 B A C L e D E H ORDERING INFORMATION For part ordering, please contact our Sales Department: 47745 Fremont Blvd., Fremont, CA 94538, USA Tel: (510) 492-0990 Fax: (510) 492-0991 PART NUMBER The order number for this device is a combination of the following: Device number, Package type and Operating temperature range PLL600-27M PART NUMBER SC TEMPERATURE C=COMMERCIAL I=INDUSTRIAL PACKAGE TYPE S=SOIC Order Number PLL600-27M SC PLL600-27M SC-R Marking P600-27M SC P600-27M SC Package Option SOIC - Tube SOIC - Tape and Reel PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by PhaseLink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation. 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 08/12/04 Page 4 |
Price & Availability of PLL600-27M
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |